



**MAIL STOP PCT**

ITW

Docket No.

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

IN RE APPLICATION OF: Olivier SAVRY, et al.

SERIAL NO: 10/583,377

GAU:

FILED: June 19, 2006

EXAMINER:

FOR: PROTECTION FOR AN INTEGRATED CIRCUIT CHIP CONTAINING CONFIDENTIAL DATA

**INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97**

COMMISSIONER FOR PATENTS  
ALEXANDRIA, VIRGINIA 22313

SIR:

Applicant(s) wish to disclose the following information.

**REFERENCES**

- ☒ The applicant(s) wish to make of record the references cited in the International Search Report and listed on the attached form PTO-1449. Copies of the listed references are attached, where required, as are either statements of relevancy or any readily available English translations of pertinent portions of any non-English language references.
- ☐ A check or credit card payment form is attached in the amount required under 37 CFR §1.17(p).

**RELATED CASES**

- ☐ Attached is a list of applicant's pending application(s), published application(s) or issued patent(s) which may be related to the present application. In accordance with the waiver of 37 CFR 1.98 dated September 21, 2004, copies of the cited pending applications are not provided. Cited published and/or issued patents, if any, are listed on the attached PTO form 1449.
- ☐ A check or credit card payment form is attached in the amount required under 37 CFR §1.17(p).

**CERTIFICATION**

- ☐ Each item of information contained in this information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- ☐ No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

**DEPOSIT ACCOUNT**

- ☒ Please charge any additional fees for the papers being filed herewith and for which no check or credit card payment is enclosed herewith, or credit any overpayment to deposit account number 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.

Marvin J. Spivak

Registration No. 24,913


Customer Number

**22850**

Tel. (703) 413-3000  
Fax. (703) 413-2220  
(OSMMN 05/03)

Surinder Sachar

Registration No. 34,423

Form PTO 1449  
(Modified)U.S. DEPARTMENT OF COMMERCE  
PATENT & TRADEMARK OFFICEATTY DOCKET NO.  
292223US2PCTSERIAL NO.  
10/583,377

## LIST OF REFERENCES CITED BY APPLICANT

APPLICANT  
Olivier SAVRY, et al.FILING DATE  
June 19, 2006

GROUP

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
	AA	2002 0008428	01-24-02	SMOLA, Michael et al.			
	AB	6 246 970	06-12-01	SILVERBROOK, Kia et al.			
	AC	4 933 898	06-12-90	GILBERG, Robert C. et al.			
	AD	5 861 662	01-19-99	CANDELORE, Brant			
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						
	AL						
	AM						
	AN						

## FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	TRANSLATION	
					YES	NO
	AO	197 38 990	03-11-99	DE		NO
	AP	0 874 401	10-28-98	EP (equivalent of US 5986284)		NO
	AQ					
	AR					
	AS					
	AT					
	AU					
	AV					

## OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)

	AW	KOEMMERLING, Oliver et al., "Design Principles for Tamper-Resistant Smartcard Processors", USENIX Workshop on Smartcard Technology, Vol. 12, pgs. 9-20, 1999.			
	AX				
	AY				
	AZ				<input type="checkbox"/> Additional References sheet(s) attached

Examiner

Date Considered

\*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



U.S. PCT Application Serial No: 10/583,377

Filed: June 19, 2006

Olivier SAVRY, et al.

Docket No. 292223US2PCT

### STATEMENT OF RELEVANCY

- 1) References AA – AD , AO - AP and AW have been cited in the International Search Report. A copy of these references is being submitted herewith.
- 2) References            have been cited in the corresponding            Search Report. A copy of these references is being submitted herewith.
- 3) References            are discussed in the specification. A copy of these references is being submitted herewith.
- 4) References            are additional prior art known to Applicant. A copy of these references is being submitted herewith.

AO: DE 197 38 990

Misuse protection device for chip card security system - has circuit incorporated in chip for testing capacitance of capacitive device incorporated in dielectric protection layer overlying semiconductor chip.

- The misuse protection device uses a capacitive device (4) incorporated in the protective dielectric covering (3) for the semiconductor chip (2) incorporated in the chip card (1).
- The capacitance value of the capacitance in which is incorporated within the chip, for releasing the card function only when the capacitance value is correct.
- ADVANTAGE – Simple verification of chip card integrity.